ADALAB (tm) HARDWARE MANUAL

Warme	К.	Paul	вλ

сорук 19ће (с) 1981

36 32 33 33 33 36 36 37 38	TABLE II: Cable and Self-Test Adapter Connections TABLE III: A/D and D/A Converter Digital Codes TABLE IV: User 6522 Addresses and Functions TABLE V: User 6522 Auxiliary Control Register TABLE VI: User 6522 Peripheral Control Register TABLE VII: User 6522 Interrupt Control Register TABLE VII: User 6522 Interrupt Control TABLE VII: User 6522 Interrupt Control Versatile Interface Adapter Data Sheets
5¢ 5¢ 55 55	THE REAL-TIME CLOCK AND COUNTER/TIMERS Theory of Operation Real-Time Clock and Timer Specifications Real-Time Clock and Timer Programming Considerations Real-Time Clock and Timer Connections and Interfacing
81 71 71	DIGITAL (PARALLEL) INPUT AND OUTPUT Theory of Operation Digital I/O Specifications Digital I/O Programming Considerations
16 13 13 13	THE DIGITAL TO ANALOG CONVERTER Theory of Operation D/A Converter Specifications D/A Converter Programming Considerations D/A Converter Programming Considerations
75 6 8 9 9	THE ANALOG TO DIGITAL CONVERTER Theory of Operation A/D Converter Specifications A/D Converter Programming Considerations A/D Converter Programming Considerations A/D Converter Connections and Interfacing
\$ 2 2 2 2 3 3 ¢	INSTALLING YOUR ADALAB INTERFACE CARD Unpacking Group 1 Jumper Options (A/D Converter) Group 2 Jumper Options (D/A Converter) Group 3 Jumper Options (Slot Selection) Connecting cables to Adapter Modules Calibration Procedures
τ	ADALAB HARDWARE SUMMARY
τ	AN OVERVIEW OF THE ADALAB(tm) DATA ACQUISITION SYSTEM
	INTERACTIVE MICROWARE, INC.

Using the ADALAB A/D Converter with Curve Fitter, VIDICHART and Other BASIC Programs

45

AN OVERVIEW OF THE ADALAB(tm) DATA ACQUISITION SYSTEM

capabilities. computers having parallel or serial (optional) input/output communicate with "intelligent" instruments or with other inputs or contact closure outputs. In addition, ADALAB can useful for controlling any instrument that has multiple switch flow controllers and electrochemical instruments. ADALAB is also recorders, proportional control valves and pumps, temperature or This category includes strip chart pe connected to ADALAB. Instruments that are controlled by a voltage may also monitors. chromatographs, HPLC systems, conductivity meters and oxygen photometers, pH meters, chromatography monitors, gas of such instruments are spectrophotometers, fluorometers, flame Some examples voltages to a recorder may be connected to ADALAB. combacer aseful in every lab. Any instrument that can output and ADALAB interface board) and extensive software to make this system because it includes both the hardware (the APPLE computer designed for APPlications in the LABoratory. We call ADALAB a ADALAB is a microcomputer system that is specifically

ADALAB HARDWARE SUMMARY

accuracy * True differential input and automatic internal zeroing enhance. * Dual slope integrating A/D converter smooths out noisy signals ... * Jumper-selectable voltage ranges +4V, +2V, +1V and +0.5V (12 bits) and overall accuracy adjustable to better than 0.1% * Reads voltages from your instruments with a precision of 0.025% >>> Analog to Digital (A/D) Converter Subsystem

recorders * Up to 20 voltage readings per second; faster response than most

* D/A conversion rate up to 50,000 conversions per second * Jumper-selectable voltage ranges +4V, +2V, +1V and +0.5V precision (12 bits) and overall accuracy better than 0.18 * Sends control voltages to your instruments with Ø.025% >>> Digital to Analog (D/A) Converter Subsystem

* Latching registers store I/O information on cue * Versatile handshaking signals, interrupt and enable circuitry * TTL-compatible signal levels (one TTL load or drive) bidirectional bits individually selectable as inputs or outputs * 8 digital input () its and 8 digital output bits or 16 >>> Digital and Parallel Input/Output Subsystem

shift register timer, event counter, pulse generator, square wave generator or * Two lo bit timer/counters may be configured as an interval cjock reading in hours, minutes and seconds microseconds to 100 minutes. May be programmed as a time of day * 32 bit countdown timer may be set for any time interval from 10 >>> Real-Time Clock/Timer Subsystem

INSTALLING YOUR ADALAB(tm) INTERFACE CARD

Unpack ing

The following items are included with each ADALAB(tm)

	Evaluation Form	τ
FOLE	Marranty Card and Registration	τ
	GUICKI/O SOLTWARE DISKETTE	J :
	QUICKI/O Software Manual	τ
	ADALAB Hardware Manual	1 E
- 8	Self-Test Adapter Module	τ
	16 pin DIP cables (36")	3

STATIC WARNING: The large (24 and 48 pin) integrated circuits on the ADALAB card may be damaged by static electricity. Before removing the protective wrapping or handling the ADALAB card, you should ground yourself by touching a water faucet or the metal case on the APPLE computer's power supply.

Selecting Jumper Options

GROUP 1 Jumper Options (A/D Converter)

The two jumpers on the Group 1 pins are used to select the range of the Analog to Digital (A/D) converter. For the +4 Volt range, one jumper should be on the pair of pins closest to the top edge of the card and the other jumper should be on the fifth jumper down one position. If you move each jumper down one position alect the +1V range. Likewise, moving down one more position select the +1V range. Likewise, moving down one more position select the +1V range. Likewise, moving down one more position selects the +1V range tor the A/D converter. Note that the two jumpers on the Group 1 pins. It will help if you remember that the voltage range decreases as you move the jumpers downward.

The second group of pins, running vertically on the upper converter. As was the case for GROUP 1, the voltage range converter. As was the case for GROUP 1, the voltage range decreases from +4V (top pair) to +8.5V (bottom pair) as you move the single jumper downward.

GROUP 3 Jumper Options (Slot Selection)

You may insert the ADALAB interface card into any one of slots ly through 7 in your APPLE computer. Note that slot 8 is reserved for language cards and therefore, the ADALAB card must not be used in slot 8. The seven pairs of pins that run horizontally near the top right corner (see Figure 1) select the pair of pins, counting from the left. Move the jumper one position to the right for slot 2, one more position to select slot 3, and so on. If the jumper is not placed on the pins that sortespond to the slot you are using for the ADALAB card, the correspond to the slot you are using for the ADALAB card, the soltware will not be able to communicate data properly. Cable Attachment

pack on. avoid interference when you put the cover of the APPLE computer postd and run the cables along the back of the board. This will the cables extend upward, fold them over the top edge of the onf through one of the notches in the back of the computer. insert the ADALAB card in the slot selected and run the cables ot the socket. Now, remove the cover on your APPLE computer, Just be sure that the black triangle is in the upper right corner bing in the cables so that they extend either upward or downward. ends of the cable are opposite in orientation, it is possible to is bevelled at a 45 degree angle). Since the plugs on the two inserted in the upper right corner of the socket (the corner that the cable plug (the pin marked with a black dot or triangle) is is IMPORTANT to connect the cables in such a way that pin l of Pin l is in the upper right corner of each socket. It Table I. The signals on each pin of these sockets are summarized in Input/Output socket is at the upper right corner of the ADALAB Input socket is directly to the right of it, and the Analog Parallel) Output socket is at the upper left corner, the Digital are used for attaching the ribbon cables. The Digital (or 1, you will note that there are three empty 16-pin sockets which Looking at the ADALAB interface card or referring to Figure

Connecting Cables to Adapter Modules

When you connect the ADALAB cables to the self-test adapter or other signal conditioner modules, be sure that the black dot or triangle near pin 1 is inserted in pin 1 of the socket, or triangle near pin 1 is inserted in pin 1 of the socket, abbelled with a dot or triangle. Also, be sure to connect each or triangle near pin 1 is inserted in pin 1 of the black dot

WARNING: The analog I/O cable should only be plugged into a socket marked AWALOG. The digital input cable should only be plugged into a socket marked INPUT or DIGITAL INPUT, and the digital output cable should go only in a socket marked OUTPUT or DIGITAL OUTPUT. Improper insertion of the cables could cause permanent damage!

CALIBRATION PROCEDURES

The ADALAB interface card is calibrated at the factory for +4V operation. If this is satisfactory, you may proceed to the QUICKI/O Software Manual and try the QUICKSAMPLE demonstration program.

After changing the voltage range jumper options, as described in the previous section, you should recalibrate the D/A and A/D converters. To do this, you should use a high-quality actuate voltmeter with at least four digit accuracy. A less accurate voltmeter may be used, but the overall accuracy of the calibration will only be as accurate as your voltmeter.

First, plug the three cables into the self-test adapter. If it is already on, type RUN QUICKSAMPLE.

Turning the screw clockwise decreases the voltage. square plastic potentiometer closest to the back of the computer. computer and use a small screwdriver to turn the screw on the adjust the maximum D/A voltage, remove the cover of the Apple voltage that you have selected by means of the D/A jumper. reading on your voltmeter should now measure close to the maximum voltmeter to the - lead on the self-test adapter. The voltage seft-fest sqsprer marked + and attach the - lead (ground) of your Attach the + lead of your voltmeter to the connector on the measure voltage and use a voltage range of 4 volts or more. voltmeter that also measures resistance and current, set it up to brinted nest the left side of the screen). If you are using a the right arrow key repeatedly until VouT=2047 (this will be of the D/A converter by repeatedly pressing the left or right arrow keys. In order to calibrate the D/A voltage range, press analog I/O test, which allows you to adjust the output voltage antticient to know that the self-test procedure ends with the sud the self-test procedure. For our present purposes, it is Manual for additional information about the QUICKSAMPLE program routines on Channel B. You may consult the QUICKI/O Software card is in, initializes the hardware and then runs the self-test The QUICKSAMPLE program determines which slot the ADALAB

THE PERSON OF THE STREET

diep socializa il l'est primerant a la Primer propries a silvera il via ci s

GRADE THE THE

approach the final value. so you must turn the screw in very small increments as you small change in the screw position changes the voltage reading, You will note that a turn the screw back a little (clockwise). means that the input voltage is beyond the maximum, so you should SIUA 'S605=NIA 3I the screw clockwise decreases the voltage. the screen, and you should turn the screw until VIN=2047. Turning The A/D converter reading (VIN=) is printed on potentiometer. repeatedly press the right arrow key as you turn the screw on the $ke\lambda$, a new value is read by the A/D converter, so you should the front of the computer. Each time you press the right arrow turning the screw on the other potentiometer which is closest to should adjust the range of the A/D converter. This is done by After you have adjusted the D/A converter voltage, you

The A/D converter reading is affected by temperature changes and the reading tends to decrease as the computer warms up.

Therefore, it is a good idea to let the computer run for at least 15 minutes before calibrating the A/D converter. For most applications, the actual value returned by the A/D converter is not as important as its linearity, its short-term stability, and its ability to measure changes in voltage precisely.

THE ANALOG TO DIGITAL CONVERTER

DESTRUCTION VALLE STADS

Theory of Operation

appropriation of the property

95755 JO 1

these features is given under Programming Considerations. when the conversion is completed. Further information about to set up the A/D converter so that it will produce an interrupt determine whether the A/D value is ready. Also, it is possible tank can be read by your program. Thus, your program can readily couverter finishes the conversion process, it sets a flag which number in the low byte of its output register. When the A/D voltage, because the D/A converter is triggered by storing a register. However, this has no affect on the D/A converter the high byte of the digital to analog (D/A) converter output yu y\n couversion sequence begins when a number is stored in

This is the origin of the term "dual-slope." straight line with a different slope as the capacitor discharges. with a certain slope as the capacitor charges and another the capacitor as a function of time, we will see a straight line is proportional to the input voltage. If we plot the charge on number that can be read by the computer, we obtain a number that proportional to the input voltage. Since the discharge time is a The time required to discharge the capacitor is also capacitor is discharged by connecting it to a stable reference on the capacitor is proportional to the input voltage. amplifiers used on the A/D inputs. The final integrated charge equipment because of the high input impedance of the operational interval of time. Very little current is drawn from the external measured by charging a capacitor over a precisely determined integrating) A/D converter. This means that the input voltage is ADALAB's A/D converter is called a dual-slope (or

Both the dual-slope (DS) method and the successive measure of the A/D input voltage. the digital value sent to the D/A converter is an accurate sponid be exactly the same as the A/D input voltage; therefore, approximation technique. At this point, the D/A output voltage of the D/A digital value has been tested by this successive bits on or off and comparing voltages continues on until each bit This process of turning of the D/A digital value is left on. berhaps the D/A voltage is less than the A/D voltage, so that bit is once more compared to the A/D input voltage. In this case, of the D/A digital value is turned on and the D/A output voltage converter is turned off again. Then, the second significant bit most significant bit of the digital value sent to the D/A the D/A output voltage is larger than the A/D input voltage, the compared to the A/D input voltage that is to be evaluated. converter is turned on and the resulting D/A output voltage is the most significant bit of the digital value sent to the D/A converter and a voltage comparator to measure voltages. called a "successive approximation" A/D converter. It uses a D/A There is another common type of A/D converter which is

disadvantages. The successive approximation method is fast, typically, a measurement is completed within 20 microseconds. The dual-slope method is considerably slower; typically a conversion takes about 50 milliseconds.

approximation (SA) method have certain advantages and

converter for noisy signals is much slower than the specified many conversions must be averaged, the effective rate of a SA an accurate indication of the average input voltage. Because will be necessary to average many SA conversion values to obtain fluctuations of the input voltage are significantly large, it aperture time of the sample and hold amplifier. only about the instantaneous voltage during that very short measures it. But now, the measured voltage contains information microsecond) and then holds that voltage while the SA converter voltage for a very brief period (aperture time less than one The sample and hold amplifier samples the input SA converter. it is usually necessary to use a sample and hold amplifier with a higher than the A/D input voltage. To counteract this problem, will be turned off, because the D/A output voltage is already may go back down to the average value, so all subsequent bits been turned off. As the subsequent bits are tested, the voltage bits of the D/A output value will be left on which should have Then one or more voltage is momentarily higher than average. SA converter is trying to measure a voltage. Suppose that the happen if a voltage fluctuation occurred during the period when a created by most laboratory instruments. Consider what would when the input signal is "noisy", as is the case with the signals pecause the successive approximation method runs into problems The designers of ADALAB chose a dual-slope converter

of your instrument. noise, you should attach an oscilloscope to the recorder output noise occurs in the signals they are measuring. To observe this Many scientists are surprised to learn how much neavily damped. noise that will not normally show up because the recorder is recorders, their output circuitry doesn't attempt to filter out instruments are designed to be connected to strip chart Since many laboratory strip-chart recorder damps out noise. damps out" voltage fluctuations, similar to the way that a sample and hold amplifier. As you can see, the DS converter average of thousands of measurements using a SA converter with a and the resulting value is a true average, equivalent to the positive fluctuations will be cancelled by negative fluctuations voltage will affect the rate of charging of the capacitor, but time in the case of ADALAB). Thus, fluctuations of the input during a major portion of the conversion time (one-fourth of the converter automatically averages (integrates) the input signal How does the dual-slope method escape this problem? A DS

values to be averaged and the program is more complicated because

Also, extra memory space is needed to store the

of the need to average multiple values.

maximum rate.

ynother feature of ADALAB's A/D converter that contributes

to accuracy is that it automatically zeroes itself between each measurement. This compensates for internal offset errors generated by the buffer amplifier, integrator and comparator. The ADALAB A/D converter also has true differential inputs. In other input and the low (-) input. Mormally, the low input is close to ground potential, but other electrical equipment in the vicinity abalab. Electrical noise is prevalent in most labs, and noise can induce voltages in the wires connecting your instrument to an affect the accuracy of the input voltage, especially when the wires connecting your instrument to winduce voltages in the strument to he wires connecting your instrument to an affect the input and low inputs noise will all of the scource in the strument to the scounceting your instrument to the wires connecting your instrument to an affect in the winduced voltages in the signs lines will affect both winguts tend to counteract the effects of induced noise.

scale voltage ranges. ADALAB with a wide variety of instruments having different full sqqiriou lnuber-selectable voltage scales enable you to use advantages of measuring both positive and negative voltages. In accurate than 8 bit A/D converters and gives you the added 4 different voltage scales. Thus, ADALAB is 16 times more 12 bit converter returns values from -2047 to 255, whereas APPLAB's inputs, and they have only a single voltage range. An 8 bit ske ouly 8 bit A/D converters, they allow only positive voltage sware that most other broducts available for the APPLE computer . 🕾 ADALAB with other A/D converters on the market, you should be low bits of the value. When comparing the specifications of story of stability of the A/D values, because noise affects primarily the second Throwing away the least significant bit also increases the directly comparable to the 12-bit D/A converter output values. siduiticant bit, in order to make the A/D converter readings converter, but the QUICKI/O software throws away the least The ADALAB A/D converter chip is actually a 13 bit A/D

www. A/D Converter Specifications

Integrated Circuit: Intersil 7109 dual-slope A/D converter Resolution: 12 bits plus sign bit and over-range bit Full Scale Voltage: ±0.5V, ±1.0V, ±2.0V, or ±4.0V, jumper selectable

Maximum Conversion Time: 50 milliseconds
Minimum Conversion Rate: 20 samples per second
True Differential Input (dual floating inputs)
Autozeroing compensates for internal offset voltages

Maximum Input Voltage: +12V without damage

Input Impedance: minimum 8 megohms

Input Current: maximum 0.5 microamperes

Differential Monlinearity (maximum deviation from ideal step size): ±2 counts (0.05%)

Integral Wonlinearity (maximum deviation from ideal straight line): +4 counts (0.10%)

Overall Accuracy: Adjustable to better than 0.1% of full scale range

Common Mode Rejection Ratio (common mode voltage +1V, input voltage BV, full scale voltage +0.5V): 50 microvolts per volt

Temperature Coefficient: 100 ppm/degree C

Software Interface: via Initiate Conversion command, Conversion Completed signal, and Interrupt Enable register. Data are read as two 8-bit bytes. The first byte includes the sign and over-range indicators and the most significant 4 bits, The second byte includes the least significant 8 bits of data.

A/D Converter Programming Considerations

This section discusses programming of the A/D converter at the assembler language level. For most applications, you will find it much easier to use the QUICKI/O approach described in the software manual. However, if you wish to use interrupts or polled sampling of the Conversion Completed signal, you should study this section. Here, you will also learn how to obtain the full 13-bit precision that is permitted by the Intersil 7109 chip. All addresses in this section are given in hexadecimal notation.

The A/D converter is controlled by the "dedicated" 6522 chip on the ADALAB interface card. As we shall see later, this "dedicated" 6522 is also used for the real-time clock and the D/A converter. We will call the other 6522 chip the "user" 6522 because its functions are completely under the control of the aberace its functions are completely under the control of the addresses which control its functions. The addresses for the addresses which control its functions. The addresses for the dedicated 6522 start at address BASEl= \$C000 + N*\$100, where N is the slot number of the ADALAB card. The addresses for the user 6522 begin at address in the set of 16 addresses for the tunction of each address in the set of 16 addresses associated with the dedicated 6522 chip.

To initialize the dedicated 6522 chip, use this program

sedweuf:

STA BASE1+50C speripheral control register LDA #\$8A STA BASEL+50B suxiliary control register PDF # 2E0 SIF BASEI+505 thigh byte of timer 0 LDA # \$C7 STA BASEL+504 : Jow byte of timer 0 IDY # 2BE **2LY BYZEI+203** ; tow byte data direction TDY #266 **STA BASE1+\$02** shigh byte data direction IDA #\$8F

This initialization program sets up the D/A converter and timers, as well as the A/D converter. Note that the BASEl address is calculated as described in the previous paragraph.

To start an A/D conversion, you must write any value into address BASEL. As noted in Table III, this is the same as the address of the D/A high byte. However, the D/A high byte does not take effect until the D/A low byte is written into address not take effect until the D/A low byte is written into address not take effect until the D/A converter doesn't interfere with operation of the D/A converter.

To find out whether the A/D conversion is completed, you must test bit 4 at address BASE1+\$0D. This bit is low (0) during an A/D conversion and goes high (1) after completion. The following program will start the A/D and wait for the conversion done signal:

DONE (continue)

STA BASE1+\$0D

REQ WAIT

BEQ WAIT

\$100p if not done

\$100p if not done

\$100p if not done

To enable the A/D converter to interrupt your program after conversion is done, you should set bit 4 of the interrupt enable register. Storing \$90 at address BASE1+\$0E enables interrupts, while storing \$10 disables interrupts. Of course, you must provide an interrupt handler that catches the interrupts and services the A/D converter that caused the interrupt, bit 4 of BASE1+\$0D should be on (1). This services the interrupt, bit 4 of BASE1+\$0D should be on (1). This subroutine sets up for interrupts by the A/D converter and allows for interrupts by other devices:

SETUP SEI ; disable IRQ interrupts
LDA #<IRQINT ; low byte address of IRQ handler

:yes, if bit 4 is l BNE A/DINT sare A/D interrupts enabled? YND BYZEJ+20E if bit 4=0, then not A/D BEQ OTHER AND #510 sis it an A/D interrupt? **TDY BYZEI+0D** IRQINT RTS reenable interrupts CLI thigh byte of IRQ jump vector STA \$03FF thigh byte address LDA #>IRQINT :IRQ jump vector for Apple STA \$03FE

keenku tkom interrupt ITA zurer rupt recover A register value from before PDV 242 start A/D converter again SIR BASEL STA ADVALUE+\$01; store it 'y' b high byte TDW BYZEJ+250 store in memory STA ADVALUE icesd A/D low byte TDV BVSEI+210 TNI G\A sorber interrupts handled here OTHER

The above routine will continuously run the A/D converter at maximum rate. It stores the most recent value in ADVALUE.

ADVALUE 0000

two bytes to store A/D value

Your program should read the A/D converter low byte value at address BASE1+\$10 and the high byte at BASE1+\$20. The high byte value contains the four most significant bits of the answer (in bits 0-3), the overrange indicator (bit 4) and the sign bit (bit 5). Bits 6 and 7 of the high byte are unused and unspecified, but generally they read as 1's (on). Table II shows the binary and hexadecimal codes that correspond to various input voltages. The following subroutine converts the raw A/D value in ADVALUE into a ones complement number ranging from -8192 to 8191 (decimal) or \$E000 to \$1FFF (hex).

RTS STA ADVALUE+501 stero out high bits ALÇ# GNA load high byte LDA ADVALUE+\$01 PLUS RTS STA ADVALUE+\$Ø1 tarn on all sign bits OKY # 2E0 EOK # 266 complement high byte LDA ADVALUE+\$01 STA ADVALUE EOR # SEE scomplement low byte if minus LDA ADVALUE SONIW spic 5 on means plus BME BEAR cyeck tor negative value AND #520 *prdp pare LDA ADVALUE+501 CONVERT

A/D CONNECTIONS AND INTERFACING

Table I lists the pin assignments on the analog I/O socket and cable. The analog I/O socket is in the upper right corner of the ADALAB card, as shown in Fig. 1. Normally, you should connect the ground wire of your instruments to pin 12 (A/D low) and connect the varying voltage signal to pin 10 (A/D high). Since the A/D converter can measure both positive and negative voltages with equal ease, you will not cause any damage if you reverse the wires.

WARNING: Do not connect any device which may exceed $+5\mathrm{V}$ or $-5\mathrm{V}$ because permanent damage may result.

THE DIGITAL TO ANALOG CONVERTER

Theory of Operation

don't change the high 4 bits and only update the low 8 bits. possible to operate the D/A converter at a faster rate if you output l2 bits of data takes about 20 microseconds. It is software because as we shall soon see, a simple program loop to However, the speed of the D/A converter is limited by the interrupt is needed to tell us when the conversion is completed. change is only about 3 microseconds). Thus, no status bit or almost instantaneous (settling time for a full scale voltage the D/A converter. The response time of the D/A converter is Thus, all 12 bits of the new data are presented simultaneously to bits of data are transferred (latched) into an output register. stored in the next subsequent location, the most significant 4 output voltage (yet). When the remaining 8 bits of data are a particular memory location, but this does not change the D/A First, the most significant 4 bits of data are stored in up so that you can output the data in two separate 8-bit data The ADALAB D/A converter has 12 bit precision, but it is set

How does the D/A converter produce an analog output voltage when given a particular digital input value? As shown in Fig. 2, the D/A circuit consists of a stable reference voltage (VREF), a set of carefully matched resistors and a summing operational amplifier (opamp). Each digital input bit controls one of the switches. Any switch that is connected to VREF will cause current to flow through the resistor network (sometimes called a "ladder") to the summing junction of the opamp. The clever thing about this circuit is finat the output voltage is the binary weighted sum of the digital input that bits, multiplied by the reference voltage. In other words, input bits, multiplied by the reference voltage. In other words, the output analog voltage is proportional to the digital input walue.

Although the D/A converter chip is programmed for +5V operation, its output voltage is divided down by a chain of resistors. This provides jumper-selectable ranges of +4V, +2V, +1V and +0.5V. The output from this voltage divider is buffered by an operational amplifier operating as a voltage follower with a gain of one. Thus, the D/A output voltage has considerable current (low output impedance) to drive external equipment.

D/A Converter Specifications

Integrated Circuit: Analog Devices DAC80

selectable Full Scale Voltage: +0.5V, +1.0V, +2.0V or +4.0V, jumper

Maximum Conversion Time: 30 microseconds

Resolution: 12 bits

Minimum Conversion Rate: up to 50,000 conversions per second, Effective acres

limited only by software speed.

Output Current: sources or sinks lond

Nonlinearity: +1 least significant bit

Monotonic: over entire 0 to 70 degree C range

Accuracy: Adjustable to better than 0.1% of full scale range

Temperature Coefficient: 188 ppm/degree C

significant 4 bits are stored until the least significant Software Interface: via output of two data bytes; the most

simultaneously to the D/A converter. 8 bits are output and the 12 bits of data are presented

D/A Converter Programming Considerations

rates of up to 50,000 conversions per second. assembler language, which enables the D/A converter to run at this section explains how to program the D/A converter in with QUICKI/O, as described in the software manual. However, The easiest way to use the D/A converter is to program it

Considerations). was presented earlier (see A/D Converter Programming byte is stored. A program to initialize the dedicated 6522 chip bits, with triggering of the high byte latch as soon as the low location BASE1+\$0C. This sets up the 6522 chip for output of 12 BASE1+\$02, store \$FF in location BASE1+\$03 and store \$88 in Thus, to initialize the D/A, you must store \$0F in location The D/A converter is controlled by the dedicated 6522 chip.

used as the most significant 4 bits of the output voltage. bits of location BASEl because only the low 4 bits are actually It doesn't matter what you place in the high order 4 is to it. least significant 8 bits in location BASE1+\$01. That's all there most significant 4 bits in location BASEL and then store the To output a voltage on the D/A converter, first store the

Table II shows the digital codes for various output voltages. As The D/A converter uses a complementary offset binary format.

You can see, QUICKI/O has to perform some mathematical manipulations in order to make digital codes -2047 to 2047 correspond to minus full scale through plus full scale voltage. The easiest way to transform a signed 16 bit binary value from The easiest way to transform a signed 16 bit binary value from The easiest way to transform into the appropriate form for the D/A converter is as follows:

inuarack jow byte Alq sjot dependent address **SIV BASEL** sadd carry from low byte VDC #200 two a complement; reverse bit 3 EOK # 2E 1 tp/A high byte LDA DAHIGH secock for output PHA VDC #20T CCC two's complement EOR # \$FF D/A low byte LDA DALOW

Bear in mind that each time you output a value to BASE1, it automatically triggers the A/D converter. If the A/D converter is in the middle of a conversion, an extra trigger will have no effect on it.

: Jow byte triggers high latch

If you are interested in running the D/A converter at a very fast rate, here are some programming tips. In all of these cases, we will use the X (or Y) register to index an array of data values. Faster rates are attainable if the data are stored in page 0, but usually this is not feasible. First, let's convert samples from a table of 256 8-bit values, holding the high byte constant (12 machine cycles per loop or 83,3 KHz rate for lMHz clock).

LDA DAHIGH ;D/A high byte STA BASE1

LDX #\$00

LDX #\$00

STA BASE1+01

STA BASE1+01

STA BASE1+01

BEQ DAOUT ; increment pointer

BEQ DAOUT ; include this for continuous output

include this for continuous output

To refresh both the high byte and the low byte at maximum rate, use this program (20 clock periods per loop or 50 KHz output use this program (20 clock periods per loop or 50 KHz output sate);

LDX #\$00 ; point to first data byte
DAOUT LDA DATAHI, X ; high byte
STA BASEl
LDA DATALO, X ; low byte

STA BASEI+\$01

tructement bincer

XNI

BEQ DAOUT BNE DYOUT

truclude this for continuous output

depending on the addressing mode of the ADC command): with the follwing code (this adds 4 to 6 clock periods per loop, interval different from one. Replace the INX instruction above frequency of the output waveform, we can advance X by a SKIP at the end makes a continuous waveform output. To change the For each of the previous two programs, the BEQ DAOUT instruction

signore overflow XAT schange SKIP for different frequency YDC 2KIB scurrent position in data AXT

D/A Connections and Interfacing

relative to analog ground. that the D/A output voltage may be either positive or negative, reference voltage (low) is the analog ground on pin ll. Note corner of the ADALAB interface card (see Fig. 1). The D/A pin 13 of the analog I/O socket, which is in the upper right As indicated in Table I, the D/A output voltage (high) is on

disconnect the cable before turning the computer on. instrument that cannot tolerate negative voltages, be sure to the D/A jumper. If you are connecting the D/A converter to an voltage is the most negative voltage for the range selected by WARNING: When the computer is first turned on, the output

DIGITAL (PARALLEL) INPUT AND OUTPUT

Theory of Operation

selected for input. timer 3 is used as a pulse counter, bit 6 of port B must be generator, bit 7 of port B must be selected for output. When When timer 2 is used as a frequency capability than port A. port B is used for output because it has greater current drive Normally, while each bit that is off (0) is selected for input. A and port B, each bit that is on (l) is selected for output, of the user 6522 chip. In the data direction registers for port Table IV lists the addresses that control each function Since there are no parallel I/O buffers on the ADALAB card, each of the 16 parallel I/O bits may be selected for either input or the user 6522 chip, which is totally moldable to your desires. parallel I/O. The ADALAB parallel I/O is implemented as part of hardware level, there is no difference between digital and between digital (bitwise) I/O and parallel (bytewise) I/O. At the You will recall that the QUICKI/O software distinguishes

Four handshaking lines are available to facilitate and synchronize communications between devices. The CAl and CBl lines may be set up to recognize either positive or negative input transitions and each can set a bit in the interrupt flag in the interrupt enable register is set, a transition on CAl or in the interrupt enable register is set, a transition on CAl or in the interrupt enable register is set, a transition on CAl or CBl will generate an interrupt. In addition, transitions on CAl or or CBl will cause latching of the input or output data if the or CBl will save latching of the input or output data if the or CBl will save latching of the input or output data if the or CBl will save latching of the input or output data if the available register is set up appropriately.

Handshaking lines CA2 and CB2, but they also can output signals in four different modes. In mode 1, CA2 and CB2 will signals in four different modes. In mode 1, CA2 and CB2 will change state when data is read from or written into port A or port B, respectively. Their state reverses again when an active transition occurs on CA1 or CB1, respectively. This is exactly what we need for automatic handshaking. In mode 2, a short pulse (one microsecond) is sent out on CA2 or CB2 when data is read from or written to port A or port B. In mode 3, CA2 and CB2 are held low, whereas these outputs are held high in mode 4.

Digital I/O Specifications*

Integrated Circuit: MOS Technology 6522 Versatile Interface

l6 bidirectional lines (usually used as 8 bits in and 8 bits out)

Latching capability on input or output

4 handshaking signals accommodate positive or negative logic

handshake signal. Interrupt register and interrupt enable register for each

Input Characteristics:

Current: -100 to -250 microamperes High Voltage: 2.4V to 5.0V

Low Voltage: -0.3V to +6.4V

Current: -1.0 to -1.6 milliamperes

Leakage Current: +1.0 to +2.5 microamperes

Off-state Current: +2.0 to +10 microamperes Capacitance: 10 pF

Output Characteristics:

-0.1 to -1.0 milliamperes (PAG-PA7, CA2) Current: High Voltage: 2.4V minimum

-3.0 to -5.0 milliamperes (PBO-PB7, CB1, CB2)

row voltage: mumixem VP.0

Current: 1.6 milliamperes

Capacitance: 10 pF Leakage Current: 1.8-18 microamperes

* See also the Versatile Interface Adapter Data Sheets

Digital I/O Programming Considerations

A and 8 bits out on Port B. if you want to use some combination other than 8 bits in on Port assembler language. The assembler language approach is necessary the manual will tell you how to program the digital I/O using If QUICKI/O fails to meet your requirements, this part of

latched (stored) until it is needed. This feature allows ADALAB transition on CAl or CBl will cause the current data to be control register. When latching is selected, a handshaking Ports A and/or B by setting the proper bits in the auxiliary As indicated in Table V, you may enable latching of data for you write to a bit selected for input, it will have no effect. output, you will obtain the last value stored for that bit. selected for input or output. If you read a bit selected for read or write to a parallel port, regardless of whether it is address BASE2 (port B) or BASE2+1 (port A). In general, you can setting up the data direction, you can read or write data to address BASE2+2 (port B) or address BASE2+3 (port A). (1) for each output bit or a zero (0) for each input bit into The direction of data flow is controlled by writing a one

the current input data. latching is not enabled, the values read from a port will reflect to capture momentary data on cue from some external device.

operation of the CAl+CA2 or CBl+CB2 handshaking pairs. particularly convenient to use, because they coordinate the modes) or pulse outputs. The handshake mode and pulse mode are choice of constant voltage level outputs (handshake or manual of clearing the interrupt flag. In the output modes, you have a positive or negative transitions, as well as two different ways In the input modes, you have a choice of either and CB2 are more versatile; they can be used as either inputs or or negative transitions produced by your external equipment. CA2 CBI sie always input lines, capable of detecting either positive Port A, while the high order 4 bits pertain to Port B. CAl and digital I/O. The low order 4 bits control the handshaking for important for selecting the type of handshaking to be used for The Peripheral Control Register (see Table VI) is very

most instruments operate when using digital I/O. the way the self-test adapter is connected; it is also the way while CBl is connected to CA2. In other words, this is exactly to the Port A input data lines and that CAl is connected to CB2, We will assume that the Port B data lines are connected directly an output, with both ports using the handshake mode of operation. For example, let us set up Port A as an input and Port B as

STA BASE2+\$0C Peripheral Control Register LDA #\$88 Handshake on ports A and B **SLY BYSES+20B** :Save auxiliary control register OKY # \$NT Enable port A latch Preserve bits 2 to 7 YND # \$EC Read auxiliary control register LDA BASE2+508 STA BASE2+\$02 PDV #2FF ; Port B data direction STA BASE2+503 rDY#200 Port'A data direction;

to output a group of 10 data points stored at address DATAOUT: it is time to send new data. The following program could be used tells the output program that the last data was received and so, CB2 goes high, which in turn sets the CB1 interrupt flag. which causes CA2 to go low again. Since CA2 is connected to CB1, know that data is ready. Next, the input program reads the data, interrupt flag is set. This ensures that the input program will goes low. Because CAl is low, CA2 goes high and the CAl makes CB2 go low and, since CB2 is connected to CA1, CA1 also the handshaking works. First, we write data to Port B. This Now, everything is initialized. Let's make a dry run to see how

TIAWTUO Q38 ;off means not ready ; isolate bit 4 AND #\$10 TDY BYSES+\$0D TIAWTUO read interrupt flag register PDX #200 set up counter

toop it not TIANTUO IME ; 10 values done? CBX #20Y ; increment counter XNI soutput to Port B **STA BASE2** X, TUOATAG AGJ get data from memory

brogram could be used: To input 10 values and store them at address DATAIN, this

foop if not BMI INWAIT t g Agraea goues Cbx #20y trucrement counter XNI X, WIATAG ATS secore in memory IDA BASE2+\$01 sread input value BEO IN WAIT ;off means not ready ; tsolate bit l YND #285 read interrupt flag register **TDY BYZES+20D** set up counter PDX # 200

ADALAB's hardware is capable of generating interrupts when

friggered: turned on. For example, to enable interrupts when CAl is the appropriate bit in the interrupt enable register must be then returns to the main program. In order to enable interrupts, handler." The interrupt handler inputs or outputs some data and instead, the computer runs a subroutine called an "interrupt computer to stop what it is doing (the "main" program) and interrupt approach, whereby the interrupting condition causes the as used in the examples above. The other method is the true 6522. One way to use the interrupt flags is the polling method, interrupt flags associated with various functions of the user the handshaking lines indicate that it is time to input or output digital data. Table VII lists the bit positions for the

turerrupt enable register **2LY BYSES+20E** IDW #285 ;bit 7=1 means enable, bit 2 means CAl

CAl interrupt occurs: following simple interrupt routine inputs a byte of data when a To disable interrupts, store \$02 in the same place. The

SETUP

TIAMII

			STA
	senable interrupts		CFI
	interrupt enable register	BYZES+\$0E	ATZ
	sallow interrupts on CAl	78\$	LDA
10	thigh byte of IRQ jump vect	\$03E6	ATZ
	high byte service address	#>INTCAL	LDA
	:IRQ jump vector low byte	\$03EE	ATZ
	: Jow byte service address	# <intcal< td=""><td>AGJ</td></intcal<>	AGJ
dnaəs	disable interrupts during		ZEI
		BOINTER	ATZ
	talize pointer:	00\$#	FDY

recover A at time of interrupt I'DY 242 XAT *nustack X PLA SIX POINTER tructement pointer XNI secore in memory X, WIATAG ATS read input data PDV BV2ES+201 recover pointer in X LDX POINTER on stack **DHY** save X register AXT

KLI

INTCAL

Digital I/O Connections and Interfacing

return from interrupt

Port A and Port B have individual sockets on the APPLAB interface card, as indicated in Fig. 1. The pin assignments are detailed in Table I. Pin 1 on the board is on the top right side of each socket, and the cable should be plugged into the socket with the arrow closest to pin 1.

The current capability of the digital I/O ports is quite limited; they will source or sink only one TTL load. Also, input and output voltages must always be within the range of 0 to 5 volts. If your input or output requirements are different from these conditioning adapter to bring your signals within these conditioning adapter to bring your signals within these specifications. If you need assistance with this, please call or write Interactions. If you need assistance with this, please call or specifications.

The Real-Time Clock and Counter/Timers

Theory of Operation and Upper

as Timer 1, and so on. are identical to Timer 6, while Timers 5, 9 and 13 are the same Also, if you have more than one ADALAB card, Timers 4, 8 and 12 Timers land 3 here correspond to timers in the VIA description. correspond to timer 1 in the VIA description sheets, whereas the timers are numbered as in QUICKI/O. That is, Timers 0 and 2 wave generator. Please note that in the following descriptions, as a pulse generator, pulse counter, shift register or square user 6522 chip (Timers 2 and 3) are completely available for use general-purpose timers. The two 16 bit timers located on the can use the 32 bit timers on the second and subsequent boards as cjock in QUICKI/O. If you have more than one Abald card, you together to form a 32 bit timer that is used as the real time timers on the dedicated 6522 chip (Timers 8 and 1) are ganged on each of the 6522 Versatile Interface Adapter chips: The two The ADALABI interface card includes four 16 bit timers; two

finishes counting and wraps around from -32767 back to 32767. of 6553.5 seconds or l.82 hours is possible before Timer l 65,535 counts. At 10 counts per second, a maximum time interval counter, it can count down from 32767 to -32767, a total of at the rate of 10 counts per second. Since timer 1 is a 16 bit Because PB7 is connected to PB6, the value in Timer 1 counts down Timer l is set up to count pulses on bit 6 of Port B (PB6). quartz crystal oscillator (l.023 MHZ) in the APPLE computer. real-time clock is very accurate because timer \emptyset is driven by the the state of bit 7 of Port B (PB7) at the same rate. continuous interrupts at 50 millisecond intervals and inverting makes timer & operate in the free-running mode, generating control register mode is set to \$EØ (See Table V). LPIR Wode timer 0 is set to \$C7BE (51,134 decimal), and the auxiliary works. During initialization of QUICKI/O, the preset count for subroutines in QUICKI/O). Let us briefly consider how this (the dedicated 6522 timers) and partly in software (the timer ADALAB!'s real-time clock is implemented partly in hardware

In QUICKI/O, the 50 millisecond interrupts from Timer 0 are used to update the hours, minutes, seconds and milliseconds counts. If the seconds count is updated, the display at the upper right of the screen is also updated. The program checks to see whether the "software time" (as measured by the count in Timer 1). If not, the software time is updated at a very fast time will fall behind when interrupts are disabled, but the hardware time will fall behind when interrupts are disabled, but the hardware time runs constantly, independent of interrupts. Thus, the software is able to detect when interrupts have been disabled and the software time runs constantly, independent of interrupts. Thus, the software time can be corrected when interrupts are and the software time can be corrected when interrupts are remained the software time can be corrected when interrupts are

RESET or by executing a SEI instruction. In addition, interrupts are temporarily disabled whenever the disk is reading or writing information.

The two 16 bit timers on the user 6522 are completely available for you to configure as you wish, as summarized in Table V. You may use Timer 2 in the one shot mode or in the free-running mode. In either case, an interrupt flag is set when Timer 2 counts down to 0, and an interrupt will occur if the interrupt enable register is set up properly. By appropriate initialization of the auxiliary control register, Timer 2 can be made to output a square wave on bit 7 of Port B. This method for producing a square wave signal is particularly convenient because after initialization, it runs automatically, without any further involvement of the microprocessor. The square wave frequency can involvement of the microprocessor. The square wave frequency can range from about 8HZ to 167KHZ, with 16 bit resolution between range extremes.

(Timer 3) to the time elapsed (Timer 2). and calculate the frequency from the ratio of the preset count interrupt occurs for Timer 3, read the time from Timer 2 again time from Timer 2 and store a preset count in Timer 3. some external source. To use the frequency counter, read the Timer 3 is used to count a specified number of pulses coming from requency counter; Timer 2 could be used to count the time while Timers 2 and 3 could also be used together as a will result. and, if the interrupt enable bit is also set, an IRQ interrupt When the count reaches zero, the interrupt flag is set use this timer mode to count pulses coming from any external However, you could connecting bits 6 and 7 of Port B together. used this feature to create a 32 bit timer on the user 6522 by it counts pulses on bit 6 of Port B. You will recall that we since the interrupt flag was set. In the second mode of Timer 3, decrement, so it is possible to determine how long it has been The count continues to interrupt will occur (see Table VII). 0, the interrupt flag is set. If interrupts are enabled, an IRQ at the processor clock rate (l.023MHZ) and when the count reaches an initial count is written to Timer 3, the count is decremented Timer 3 may be used as a very precise interval timer. After

interrupt will occur if the corresponding interrupt enable bit is of the shift register, the interrupt flag is set and an IRQ towards bit 7. After 8 bits of data have been shifted in or out shifting in, bits initially enter bit 0 and they are shifted and each successive bit is recirculated back into bit Ø. shift register. When shifting out, bit 7 is the first bit output sufferng operation is initiated by reading from or writing to the (1.023MHZ) or an external clock supplied by your instrument. Timer 2, the processor clock possible sources of timing pulses: There are three are input or output on handshake line CBI. or output on handshake line CB2, whereas the shift timing pulses The serial data is input shift register are listed in Table V. input or output serial information. The various modes of this The user 6522 chip also has an 8-bit shift register that can

set (see Table VII). In all shift register modes except the free-running mode, the shifting operations stop after 8 bits. In the free-running output mode, the data are continuously shifted out at the Timer 2 rate. This feature could be used to generate complex repeating waveforms that are much more interesting than a simple square wave.

Real Time Clock and Counter/Timer Specifications

Integrated Circuit: Two MOS Technology 6522 Versatile

Dedicated 6522 has bits 6 and 7 of Port B connected to allow operation of Timers and 1 together as a 32 bit timer for use as a real-time clock.

User 6522 has all functions of Timers 2 and 3 available for user configuration.

Timers 0 and 2: 16 bit countdown timers can be used as:

* continuous frequency generator with optional square wave

* continuous frequency generator with optional square wave

Timers 1 and 3: 16 bit counts a predetermined number of * one-shot interval timers * trequency counter that counts a predetermined number of *

pulses on P86 *shift register rate generator

Shift register: Inputs or outputs 8-bit serial data with timing pulses supplied by Timers 1 or 3, the 1.023MHZ processor clock or an external clock.

Interrupt Control: Interrupt flag and interrupt enable on all functions.

Signal Characteristics: TTL compatible signals (one TTL load or drive)

Real Time Clock and Counter/Timer Programming Considerations

The QUICKI/O software provides the most convenient way to use the real time clock and counter/timers. However, there are some applications that require non-standard use of these features. For example, you might want a real-time clock that ticks faster or slower than 20 ticks per second or you might want to use the shift register as a serial I/O port. This section of

. BAJAGA programming of the various clocks and timers included with the manual provides detailed information about assembly language

functions. with this complexity in order to gain the versatility of its chip has so many features and capabilities that we have to put up complicated, you have come to the right conclusion. The 6522 description sheets. Now, if all of this seems a bit information about the 6522 chip will be found in the VIA register and the interrupt enable register. Additional detailed registers and Table VII contains information about the interrupt explains the function of each bit in the auxiliary control Table V control of the dedicated 6522 and the user 6522. Tables III and IV list the addresses used for access to and

will count down at 10 counts per second: initialize timer 8 to interrupt 28 times per second and timer l and 7 of Port B are connected together. This code will Timers 0 and 1 can be used as a 32 bit timer because bits 6

LDA #\$8F LDA #\$8E STA BASE1+\$02 STA BASE1+\$04 LDA #\$E0 STA BASE1+\$05 LDA #\$C7 STA BASE1+\$05 LDA #\$C7 STA BASE1+\$05 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA \$03FE STA			STA	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 LDA #\$C7 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$06 STA BASE1+\$07 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA \$03FE STA \$	reenable interrupts		CFI	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 LDA #\$C7 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$08 STA \$03FE STA \$03FE STA \$03FE STA \$03FE STA \$03FF	luterrupt enable register	BYZEJ+\$@E	ATZ	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$08 STA BASE1+\$	senable Timer Ø interrupts	# \$C @	LDA	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$06 STA BASE1+\$06 STA BASE1+\$06 STA BASE1+\$06 STA BASE1+\$08 ST	*IRQ jump vector high byte	\$03FF	ATZ	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$06 STA BASE1+\$06 STA BASE1+\$08 S	High address of interrupt routine	TN I WI T<#	L DA	
STA BASE1+\$02 LDA #\$BE STA BASE1+\$04 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$06 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$08 STA BASE1+\$06 STA BASE1+\$08 STA BASE1+\$0	:IRQ jump vector low byte	\$03EE	ATZ	
STA BASE1+\$02 LDA #\$E0 STA BASE1+\$05 LDA #\$E0 STA BASE1+\$05 STA BASE1+\$05 STA BASE1+\$06 STA BASE1+\$08 S	:Low address of timer interrupt routine	TNIMIT>#	I DA	
STA BASE1+\$02 ; Port B Data Direction Register LDA #\$BE STA BASE1+\$04 ; Timer Ø low byte latch STA BASE1+\$05 ; Timer Ø high byte latch STA BASE1+\$05 ; Timer Ø high byte latch STA BASE1+\$05 ; Timer Ø high byte latch STA BASE1+\$05 ; Timer Ø free-running, Timer l counts pulses	:Disable interrupts		SEI	
STA BASE1+\$02 ; Port B Data Direction Register LDA #\$BE 50 milliseconds low byte STA BASE1+\$04 ; Timer 0 low byte latch LDA #\$C7 ; Timer 0 low byte latch STA BASE1+\$05 ; Timer 0 high byte latch STA BASE1+\$05	Auxiliary Control Register	BYZEJ+\$0B	ATZ	
STA BASE1+\$02 ; Port B Data Direction Register LDA #\$BE 50 milliseconds low byte STA BASE1+\$04 ; Timer 0 low byte latch \$\frac{1}{2}\tag{50}\tag{7}\tag{50}\tag{7}\	:Timer & free-running, Timer 1 counts pulses	# \$E0	LDA	
STA BASE1+\$02 ; Port B Data Direction Register 504 stabe sta	Timer & high byte latch	BYSEJ+\$02	ATZ	
LDA #\$BE 50 Port B Data Direction Register	\$50 milliseconds high byte	L D\$#	L DA	
STA BASE1+\$02 ; Port B Data Direction Register	Timer 0 low byte latch	BYZEI+\$0¢	AT2	
	\$50 milliseconds low byte	# \$BE	I'D¥	
LDA #\$8F :Bits 0-3 and 7 for output, 4-6 for input	Port B Data Direction Register	BYZEJ+¢05	AT2	
	:Bits B-3 and 7 for output, 4-6 for input	#\$8F	LDA	

and 20 millisecond units (UNITS): and count time in hours (HOURS), minutes (MINS), seconds (SECS) The following routine will intercept the Timer B interrupts

LDA UNITS INC UNITS :millisecond counter ;Clear interrupt flag TDY BYZEI+204 :Not a timer interrupt BEQ OTHER Timer & bit on? AND #\$40 luterrupt Flag Register PDV BVSEI+20D AHG !afack Y register

AYT

TUIMIT

SELOB

		trucrement hours	HOURS	INC	
		reset minutes to 8	SNIW	ATZ	
			LIWOK	BME	
		compare to 60	SNIW		
		truckement minutes	SNIW		
		keser seconds to B	SECS		
4889	1. 9. 7	39, 13, 10, 11	TIMOK		
			SDES		
form :		scompare to 68	DE\$#		
		tructement seconds	SECS		
		<u> </u>	STINO		
3 20 32		reset units to 8	00\$#		
26 0 7	OVATA AT	supdate seconds after	TIMOK	1.0	
Eq.	-4-14 00	\$50 convra completed?	₱ T\$#		

RTI CDA 545

YAT

PLA

T IMOK

pattern at a rate governed by Timer 3: the shift register on the user 6522 to continuously output a bit As an example of using the shift register, we will set up

*nustack X

thigh byte of Timer 3 rate ; low byte of Timer 3 rate **STA BASE2+50B** Abuxiliary Control Register rDy #210 : [ree-running shift register mode

return from interrupt

4 H 4 7 5

Recover A register

setart shifting **STA BASE2+\$0A** spift register bit pattern LDA PATTERN STA BASE2+\$09 LDA RATEHI STA BASE2+508 LDA RATELO

through an audio amplifier.

Connections and Interfacing Real-Time Clock and Counter/Timer

sttenusted to a 0-1 volt range and played on a speaker coupled

shift register. The output on handshake line CB2 could be timbre (tone color) would be controlled by the pattern in the the tone would be controlled by the rate of Timer 3, while the This method could be used to produce musical tones. The pitch of

externally available. Moreover, bits 6 and 7 of port B on the I/O (see Table II). Timers 8 and 1 on the dedicated 6522 chip are not as versatile, because their handshake signals are not 6522 are available on the two 16 pin DIP sockets used for Digital All of the signals connected with Timers 2 and 3 on the user

dedicated 6522 chip are internally connected, and handshake lines CA2 and CB2 are committed for other purposes.

Bear in mind that the current and voltage capabilities of the 6522 chip are quite limited. No input should be outside the range of 8 to 5 volts and output current is limited to one TTL

Table I: Cable and Self-Test Adapter Connections

ANALOG INPUT/OUTPUT (1)

+ GA + AC		Digital Ground A/D high input- Analog Ground A/D low input	7 T 7 T 7 T 7 T	
ne for " or sport section of	Self-Test Adapter	Signal Description	# uja	

corner of the socket. corner of the ADALAB interface card. Pin 1 is in the upper right The Analog I/O 16-pin DIP socket is in the upper right

DIGITAL INPUT/OUTPUT (2)

VZ+	Λς+	11,12
CBI	CYJ	ØT
CBS	CA2	6
СИD	CND	8'4'9'5
BIF 7	ይጀፍ ረ	13
BIF 6	9 7 T B	Þ
BIF 2	BIF 2	ÞΤ
BIF 🛊	BIF 4	3
BIF 3	BIF 3	ST
BIF S	BIF S	2
BIF J	BIF J	91
Bit 0	BIF 0	τ
Port B	Port A	# uja

Digital Ground

D/A high output

+12 Volts out, max. current 50mA

-12 Volts out, max. current 50mA

9 T

ST

P T

13

the upper right corner of each socket. Port A socket is to the right of the Port B socket. Pin l is in looking at the component side of the ADALAB interface card. The (2) The Port B 16-pin DIP socket is in the upper left corner,

Table II: A/D and D/A Converter Digital Codes

Full Scale Negative	\$0EEE D\A	1111111111111
-1 Least Sign. Bit	4/d @1)80\$	00000000000000000
Zero Volts	4/Q 44/0\$	TTTTTTTTTT00000
Full Scale Positive	A/Q 0000\$	000000000000000000
	D/A CONVERTER	
Full Scale Megative	\$CFFF A/D	TITTITITITITI
-1 Least Sign. Bit	¢C007 V\D	T T 0 0 0 0 0 0 0 0 0 0 0 0 0 T
Zero Volts	\$E000 F\D	777000000000000000000000000000000000000
Full Scale Positive	\$EFFF A/D	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT
	A/D CONVERTER	
Voltage	Hexadecimal	Binary

Table III: Dedicated 6522 Addresses and Functions (1)

Address (2)

рідр русе дассь	
Low byte of D/A digital value; doesn't trigger	BYZEJ+Ł
Interrupt Enable Register	BYZEJ+E
Interrupt Flag Register	BYZEJ+D
Peripheral Control Register; initialized to \$8A	BYZEJ+C
Auxiliary Control Register; initialized to \$E0	BYZEJ+B
Shift Register (unused)	BYZEJ+Y
Timer l High Byte	BYZEJ+6
Timer 1 Low Byte (3)	BYZEJ+8
fnitialized to \$C7	
Timer Ø High Byte latched preset value;	BYZEJ+1
initialized to \$BE	
Timer 8 Low Byte latched preset value;	BYZEJ+6
Timer Ø High Byte data	BY2EJ+2
Timer 8 Low Byte data (3)	BYZEJ+4
Data Direction Register A; initialized to \$FF	BYZEJ+3
Data Direction Register B; initialized to \$0F	BYZEJ+S
of D/A high byte on read or write	
Low byte of D/A digital value; triggers latching	BYSEJ+J
converter on write	
High byte of D/A digital value; triggers A/D	BYZEJ+0

- (1) The initialized values referred to in this table are the result of BRUNning QUICKI/O.
- (2) BASEl=\$C000+N*100, where N is the slot number.
- (3) Timers Ø and l here correspond to timers l and 2, respectively, in the VIA data sheets.

Table IV: User 6522 Addresses and Functions(1)

ралдараке	
Alternate Port A Data Registerno effect on	BYSES+E
Interrupt Enable Register	BYSES+E
Interrupt Flag Register	BY2E5+D
Peripheral Control Register; initialized to \$88	BYZES+C
Auxiliary Control Register; initialized to 501	BYSES+B
Spilt register	BYSES+Y
Timer 3 High Byte	BYSES+3
Timer 3 Low Byte latched preset value (3)	BYSES+8
Timer 2 High Byte latched preset value	BYZES+3
Timer 2 Low Byte latched preset value	=
	BYSES+6
Timer 2 High Byte data	BYZES+2
Timer 2 Low Byte data (3)	Byzes+4
Port A Data Direction Resister; initialized to \$00	BYSES+S
Port B Data Direction Register; initialized to \$FF	BY2ES+S
Port A (Input) Data Register	BYSES+1
Port B (Output) Data Register	BYSES+0
Function	Address (2)

- (1) The initialized values referred to in this table are the result of BRUNning QUICKI/O.
 (2) BASE2=\$C030+N*\$100, where N is the slot number.
 (3) Timers 2 and 3 here correspond to timers 1 and 2,
- respectively, in the VIA data sheets.

Table V: User 6522 Auxiliary Control Register (BASE2+\$0B)

Result	State	BİF
Port A latch is disabled	0	Ø
Port A latches data when CAl interrupt flag	τ	Ø
Ta set	W 45	
Port B latch is disabled	0	V _{OLD}
Port B latches data when CBl interrupt flag	Ţ	T T
Market and the second of the s	_	-
This is the second of the seco		
Shift, register is disabled	0'0'0	4,3,2
Spitt in under control of timer 2	T'0'0	7'8'7
Spitt in under control of processor clock	0'T'0	2,5,4
Shift in under control of external clock	1,1,0	2,5,4
Free-running output at rate of timer 2 Shift out under control of timer 2	T'0'T	4,3,2.
Shift out under control of processor clock-	Ø'T'T	7,8,4
Shift out under control of external clock	TITE	4,3,2
cation to the	-	_
Timer 3* acts as a one-shot interval timer	Ö	Š
Timer 3 counts pulses on PB6	T 2011	S
Timer 2* generates a single interrupt after	0'0	914
convegomy to g		
Timer 2 generates continuous interrupts at	τ'0	9 *L
free-running rate	Ð	<i>3 L</i>
Timer 2 single interrupt mode; also pulses PB7	ø ' T	9 1 L
Timer 2 free running mode; also outputs a	τ'τ	9 L
square wave on PB7.	- 4-	
the state of the s		

*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA data sheets.

Table VI: User 6522 Peripheral Control Register (BASE2+\$0C)

Kesnjr	State	B ! F
CAl interrupt flag set by high to low transition	Ø	Ø
on CAl interrupt flag set by low to high transition on CAl	τ	Ø
CAS interrupt flag set by high to low transition	0'0'0	3,2,1
on CA2 input Like 0,0,0 mode, but clear by writing logic l	T'0'0	1,2,5
in interrupt register bit 0		
CAS interrupt flag set by low to high transition on CAS input	0'τ'0	1'2'8
Like 0,1,0 mode, but clear by writing	1'1'0	3,2,1
logic l in interrupt register bit 0 Handshake mode. Set CA2 output low on a	0'0'T	3,2,1
read or write to Port A; reset CA2 high with active transition on CA1		
Pulse output mode. Set CA2 output low for	T'0'T	3,2,1
one cycle following a read or write to Port A	-	
Manual output mode. Hold CA2 output low Manual mode; hold CA2 output high	τ'τ'τ 0'τ'τ	3,2,1 3,2,1
CBl interrupt flag set by high to low transition on CBl	0	Þ
CBl interrupt flag set by low to high transition	τ	Þ
ou CB1		
CB2 interrupt flag set by high to low	0'0'0	5 * 9 * L
transition on CB2 input Like 0,0,0 mode, but clear by writing	τ'0'0	S'9'L
logic l in interrupt register bit 3		2.5
CB2 interrupt flag set by low to high transition on CB2	0'T'0	S*9*L
Like 0,1,0 mode, but clear by writing	1'1'0	S'9'L
logic l into interrupt register bit 3 Handshake mode. Set CB2 output low on	0'0'τ	S'9'L
write to Port B; reset CB2 high with active	alalı	C4044
transition on CBl Pulse output mode. Set CB2 output low for	T'0'T	S'9'L
one cycle following a write to Port B		
Manual output mode; hold CBl output low	ø'T'T	5'9'L
Manual mode; hold CB2 output high	τ'τ'τ	S'9'L

Table VII: User 6522 Interrupt Control

INTERRUPT FLAG REGISTER (BASE2+\$0D)

			- 1	1 17 20 m g 1 2 9	
	12 1 10				-
edracer	Tu enable r	10	100	sud enabled	
jsá redister 💮 💮	sar bit in f	CJE	785 9-8	Any of bits	L
or write high byte			Timer 2*	Time-out of	9
or write high byte	og jow byte	Res	Timer 3*	Time-out	S
Port B	ad or write	CBJ Kes	sition on	Active tran	Þ
Port B	d or write	CB2 Res	sition on	Active tran	3
shift register	d or write	se Rea	of 8 shift	Completion	7
Port A	ig of write	CA1 Rea	sition on	Active tran	45 × I
Port A	id or write	CA2 Rea	sition on	Active tran	Ø
	194				
6X (1)	a y Ayan a s	100	4 4 B		D = 140
βλ	Cleared		र छर		Bit
12 J #	0 1 5 9/1 5		DE CONTRACTOR DE	4 × 10 , 21 :	Same of

INTERRUPT ENABLE REGISTER (BASE2+\$0E)

						4.1	
		W 44 W			nable bit	sets that e	
	1. 71 9	I=4 31	MPTT6 P	PIF	ic l in any	Mr teing log	
		Œ.	f 81		enable bit		
		0=4 31	while b	pit	ic lin any	Mriting log	L
		72/16	2 5	1100		Timer 2* In	9
					rerrupt	Timer 3* In	S
					дđ	CBl Interru	V
					3d	CB2 Interru	3
				ं ं ३ ०	rer Inferrn	Shift Regis	2
ądn	Jes interr	ic=l enab	d YnA		þ £	CAl Interru	τ
_	ples inter				ad.	CA2 Interru	0.0
	:25	Action	. N		арте	uā	318
		39	4 5		- 1 - 1 - W	1.4	
				-	- W	10 T	V
	71 11 11		. 11 121			DUG - 1991	

*Timers 2 and 3 here correspond to timers 1 and 2 in the VIA description sheets.




FIGURE 1: Diagram of the ADALAB Interface Card, Connection Sockets, Jumper Select Options and Potentiometer Adjustments





FIGURE 2: Circuit Diagram for a 4-bit Digital to Analog Converter. For more details and a circuit analysis, refer to H. V. Malmatadt and C. G. Enke, Digital Electronics for Scientists W. A. Benjamin, Inc., New York, 1969), pp. 333-335.






Versatile Interface Adapter (VIA) **WC26522**


- Shiff Register for Serial/Parallel and Parallel/Serial
- Transfers

9 144

- Input Data Latching on Peripheral Ports
- Fully Automatic Handshake
- Single +5V Supply Independent Interrupt Control

PIN CONFICURATION





BLOCK DIACRAM

- a pair of function control registers. This permits easy control of the many features of the device. pulses generated externally. Internal registers are organized into an interrupt flag register, an interrupt enable register and MCS65222's internal interval timer, permitting the generation of programmable-frequency square waves and for counting programmed to act as either an input or an output. Serveral peripheral IVO lines can also be controlled directly from the

Control of peripheral devices is handled primarily through two 8-bit bidirectional ports. Each line in these ports can be bidirectional data transfers between VIAs in a multiple processor system. latching on the peripheral ports. Expanded handshaking capability over that of the MCS6520 allows control of

addition, it offers a pair of powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data

The MCS6522 Versatile Intertace Adapter (VIA) provides all of the capability of the MCS6520 Peripheral Adapter. In DESCRIPTION

- 2 Powerful Interval Timers
- 8-Bit Bidirectional Data/Control Transfer
- CMOS Compatible Peripheral Control Lines
 - Fully TTL Compatible
 - Completely Static

Read/Write Line (R/W). The direction of data transfers between the MC56522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor into the selected MC56522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the MC56522 to the data bus (read operation).

Data Bus (D80 - D87). The 8 bi-directional data bus lines are used to transfer data between the MC56522 and the system processor. The internal drivers will remain in the high-impedance state except when the chip is selected (CS1 = $\frac{1}{3}$, CS2 = 0), Read/Write is high and the Phase Two Clock is high. At this time, the contents of the selected register are placed on the data bus. When the chip is selected, with Read/Write low and Φ 2 = $\frac{1}{3}$, the data on the data bus will be transferred into the selected MC56522 register.

Reset (RES). The Reset input clears all internal registers (except T1, T2, and 5R) to logic 0. This places all peripheral interface lines in the input state, disables the timers, shift register, and interrupts from the chip.

Interrupt Request (IRQ). The Interrupt Request output goes low whenever an internal interrupt flag is set and the correspondeing interrupt enable bit is a logic 1. This output is "open drain" to allow the interrupt request signal to be wire-ORed with other equivalent signals in the system.

INTERFACE TO THE PERIPHERAL. This section contains a brief description of the buses and control lines used to drive peripheral devices under control of the MC565222 registers.

Peripheral A Port (PAO - PAY). The Peripheral A port consists of 8 lines which can be individually programmed to act as input or output under control of a Data Direction Register. The polarity of output pins is controlled by an internal register under controlled by the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the unput mode.

Peripheral A Control Lines (CA1, CA2). The two peripheral A control lines act, as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A Port input lines. The various modes of operation are controlled by the system processor through the internal control registers. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 represents one standard TTL load in the output mode.

ITHE FACE TO THE PROCESSOR

This section contains a description of the buses and control lines which are used to interface the MCS6522 to the

system processor.

Phase Two Clock (\$2). Data transfers between the MCS6522 and the system processor take place only while the Phase Two Clock is high. In addition, \$2 acts as the time base for the various timers and shift registers on the time

Chip Select Lines (CS1, CS2). The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected MCS6522 register will be accessed when CS1 is high and CS2 is low.

Register Select Lines (RSO, RS1, RS2, RS3). The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal MCS6522 register which is to be accessed. The sixteen possible combinations access the registers shown in Table 1:

anoitimied et l'ine Definitions

able I. Register Select Line Definitions								
Kemarks	Register	OSA	rsa	RS2	ESM			
	OKB	1	1	ા	ר			
Controls Handshake	AAO	Н	1	1	1			
	DD88	1	Н	1	1			
	DDKA	Н	Н	1:	1			
Write Latch Read Counter	111.1 110.1	1	1	ev H	1			
Trigger T1L-L\ T1C-L Transf.	H-DIT	н	ו	Н	1			
	J-11.T	ו	Н	ΞH	1			
66	H-JIT	н	Н	Н	1_			
Write Latch Read Counter	12C-L	1	1	1	Н			
Triggers T2L-L/ T2C-L Transfer	H-271	н	1,	1	н			
1	SR	1	Н	_1	Н			
É H	ACR	Н	Н	1	Н			
	РСК	7	٦	Н	Н			
	IFR	Н	٦	н	Н			
	IEK :	1	Н	Н	Н			
No Effect on Handshake	ORA	н	н	Н	Н			

data on the PA pins. With input latching enabled, IRA will reflect the contents of the Port A prior to setting the CAT interrupt Flag (IFAT) by an active transition on CAT.

The IRB register operates in a similar manner. However, for output pins, the corresponding IRB bit will reflect the corresponding IRB bit will reflect the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CB1 interrupt flag will sching enabled on Port B, setting CB1 interrupt flag will cause IRB to latch this combination of input data and ORB cause IRB to latch this combination of input data and ORB data until the interrupt flag is cleared.

Handshake Control

Th MCS6522 allows positive control of data transfers between the system processor and peripheral devices through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake. Positive control of data transfers from peripheral devices into the system processor can be accomplished using Read" handshaking. In this case, the peripheral device must generate "Data Ready" to signal the processor that valid data is present on the peripheral processor that valid data is present on the peripheral processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new signal. The peripheral device responds by making new facts available. This process continues until the data transfer is complete.

In the MCS6522, automatic "Read" handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The Data Ready signal will set an internal flag which may either interrupt the processor or be polled by software. The Data Taken signal can be either a pulse or a DC level which is set low by the system processor and cleated by the Data Ready signal. These options are shown in Figure 1 which illustrates the normal Read handshaking sequence.

Write Handshake. The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for "Write" handshaking, the processor must generate the "Data Ready" signal (through the MCS6522) and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the MCS6522. CA2 or CB2 acts as a Data Ready output in either the DC level or pulse mode and CA1 or CB1 accepts the "Data Taken" signal from the peripheral device, setting the interrupt flag and clearing the "Data Ready" output. This sequence is shown in Figure 2.

Peripheral B Port (PBO - PB7). The Peripheral B port consists of 8 bi-directional lines controlled by an output register and a Data Direction Register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the input mode and will drive one standard TTL load in the

Peripheral B Control Lines (CBJ, CBS). The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit, in addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode and will drive one standard TTL load in the output mode.

OPERATION

ontbut mode.

This section contain a discussion of the various blocks of logic shown in the block diagram. In addition, the internal operation of the MCS6522 is described in detail.

Chip Access Control.


The Chip Access Control contains the necessary-logic to detect the chip select condition and to decode the Register. In ter Select inputs to allow access to the desired register. In addition, the R/W and $\Phi 2$ signals are utilized to control the addition, the R/W and $\Phi 2$ signals are utilized to control the direction and timing of data transferre. When writing into the MCS6522, data is then transferred into a data input register register during $\Phi 2$. Data is then transferred into the peripheral VO line to change without 'glitching.' When the processor treads the MCS6522, data is transferred from the desired internal register directly onto the Data Bus during $\Phi 2$.

Port A Registers, Port B Registers

Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data are to act as inputs or outputs. A 1 causes the corresponding peripheral pin Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (IRA, IRB). When the pin is programmed to act as an output, the voltage on the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register causes the pin to put Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the






Table 2. Writing to T1 Registers

Operation (R/W = L)	BSO	ISM	RSS	ESA
Write into low order latch.	ו	٦	H	1
Write into high order latch.	H	ा	Н	٦
Write into high order counter.	1.5	- 69		
Transfer low order latch into	.=	3.7		
low order counter.		100		
Reset T1 interrupt flag.				
Write low order latch.	٦	Н	Н	₃ 1
Write high order latch. Reset T interrupt flag.	Н	н	Н	ר

Limer 1 (11) Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data to be loading counter. The latches are used to store data to be loading as counter. After loading, the counter decrements as ystem clock rate. Upon reaching zero, an interrupt flag will be set, and IRQ will go low. The timer will then disable any further interrupts, or automatically transfer the contents of the latches into the counter and continue to decrement. In addition, the timer can be instructed to decrement. In addition, the timer can be instructed to invert the output signal on a peripheral pin each time it invert the output signal on a peripheral pin each time it has below.

Writing T1. Operations which take place when writing to each of the four T1 addresses are shown in Table Σ .

low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

HOTE

PB7 will act as an output if DDRB7 = 1 or if ACR7 = 1. However, if both DDRB7 and ACR7 are logic 1, PB7 will be controlled from Timer 1 and ORB7 will have no effect on the pin

unless it has been cleared. rupt. However, the T1 interrupt flag cannot be set again contents of the counter to determine the time since interclock rate. This allows the system processor to read the time the counter will continue to decrement at system rupt enabled), and the signal on PB7 will go high. At this Thinterrupt flag will be set, the IRQ pin will go low (interthe write operation. When the counter reaches zero, the abled, this signal will go low on the phase two following decrement at system clock rate. If the PB7 output is enthe low-order counter, and the timer will begin to the contents of the low-order latch will be transferred into high-order counter, the T1 interrupt flag will be cleared, T1C-H" operation. When the processor writes into the proper data before initiating the count-down with a "write necessary to assure that the low order latch contains the no effect on the operation of T1. However, it will be In the one-shot mode, writing into the high order latch has

Free-Running Mode. The most important advantages associated with the latches in T1 are the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode (ACR6 = 1), the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of contining to decrement from zero after a time-out the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described below. However, witting directly into the flag as described below. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out

All interval timers in the MCS6500 family devices are "retriggerable." Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer it will operate in this manner if the processor writes into the high order counter (TIC-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the loaded into the latches will determine the length of the

Note that the processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter.

The second set of addresses allows the processor to write into the latch register without affecting the count-down in progress. This is discussed in detail below.

Reading T7 Registers. For reading the Timer 7 registers, the four addresses relate directly to the four registers as shown in Table 3.

Table 3. Reading T1 Registers

(H = W\A) noits19qO	OSM	RS1	RSZ	ESM
Resd T1 low order counter. Reset T1 interrupt flag.	1	7	Н	1
Read T1 high order counter.	Н	7	Н	٦
Read T1 low order latch.	1	Η	H	ז
Read T1 high order latch.	Н	Η	H	٦

Timer 1 Operating Modes. Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are shown in Table 4.

Table 4. Ti Operating Modes

shoM	ACR6 "free-Run" Ensble	ACR7 Output Enable
Cenerate a single time-out in- terrupt each time T1 is loaded. PB7 disabled.	0	0
Cenerate continuous inter- rupts. PB7 disabled.	L	0
Cenerate a single interrupt and an output pulse on PB7 for each T1 load operation.	0	Ĺ
Generate continouos inter- rupts and a square wave out- put on PB7.	u L	L

One-Shot Mode. The interval timer one-shot mode allows generation of a single interval tor each timer load operation. As with any interval timer, the delay between the write T1C-H* operation of the data loaded into the interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a 'write T1C-H* operation will cause PB7 to go

ter. These bits can be set and cleared by the system processor to select one of the operating modes.

SR input Modes, Bit 4 of the Auxilisty Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. With ACR4 = 0 the input modes are selected by ACR3 and ACR2 as shown in Table 6.

Table 6. SR Input Mode Selection

Node spoM	VCR2	VCB3	VCK
Shift Register Disabled	0	0	0
Shift in under control of Timer 2	35 L =	0	0
Shift in at System Clock Rate	0	L	0
Shift in under control of external input pulses	L	l	0

SR Output Modes. The four Shift Register Output Modes are selected by setting the Input/Output Control Bit (ACR4) to a logic 1 and then selecting the specific output mode with ACR3 and ACR2. In each of these modes the Shift Register shifts data out of Bit 7 to the CB2 pin. At the same time the contents of Bit 7 are shifted back into Bit 0. As in the input modes, CB1 is used either as an output to provide shifting pulses out or as an input to allow shifting from an external pulse. The four modes are shown in ITable 7.

Table 7. SR Output Mode Selection

aboM	ACR2	ACR3	Pasy
		CWOW	437
Shift out – Free-running mode. Shift rate controlled by T2.	0 =	- o	્રા
Shift out – Shift rate controlled by T2. Shift pulses generated on CB1.	L	0	ı
Shift out at system clock rate.	0	· L	L
Shift out under control of an external pulse. on US/	ı.	L.	·

Interrupt Controlling interrupts within the MCS6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an active interrupt exists, interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by from highest to lowest priority. This is accomplished by

Timer 2 operates as an interval timer (in the "one-shot" mode only), or as a counter for negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high-order counter. The counter registers act as a 16-bit counter which decrements at \$\Partial 2\$ rate.

Timer 2 addressing is summarized in Table 5.

r = W/A	B/W = 0	OSA	rsa	KZS	ESA
Read T2-L Clear Interrupt flag	Write T2L-L	1	1	1	i iH
Read T2C-H	Write T.2C-H Transfer T.2L-L to T.2C-L Clear Interrupt flag	H	1		Н

12 Interval Timer Mode. As an interval timet, T2 operates in the "one shot" mode similar to T1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The procurate continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag is cleared by reading T2C-L or pay writing T2C-H.

22 Pulse-Counting Mode. In the pulse-counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to recessary to rewrite T2C-H to allow the interrupt flag to mecessary to rewrite T2C-H to allow the interrupt flag to mecessary to rewrite T2C-H to allow the interrupt flag to mecessary to rewrite T2C-H to allow the interrupt flag to mecessary to rewrite T2C-H to allow on the leading edge \$\phi_2\$.

Shift Register (5R) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB3 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB3 pin for controlling shifting in external devices. The control bits which allow control of the various shift register control of the warder shift register.

Table 9. Bits 6-0 of IFR

Cleared by	Set by	# 418
Reading or writing the A Port Output Register (ORA) using address 0.001.	Active transition of the signal on the CA2 pin.	0
Reading or writing the A Port Output Reigster (ORA) using address (001.	Active transition of the signal on the CA1 pin.	L
Reading or writing the Shift Register.	Completion of eight stifts	7
Reading or writing the B Port Output Register.	Active transition of the signal on the CB2 pin.	٤
Reading or writing the B Port Output Register	Active transition of the signal on the CB1 pin.	Þ
Reading T2 low order counter. Writing T2 high order counter.	Time-out of Timer 2.	S
Reading T1 low order counter. Writing T1 high order latch.	Time-out of Timer 1.	9

during system operation. clearing operations allows convenient control of interrupts will be unaffected. This individual control of the setting and corresponding bit. For each zero, the corresponding bit 1. In this case, each 1 in Bits 6 through 0 will set the the same address with Bit 7 in the data word set to a logic Setting selected bits in the IER is accomplished by writing to

the R/W line high. Bit 7 will be read as a logic 0. address on the register select and chip select inputs with can read the contents of this register by placing the proper In addition to setting and clearing IER bits, the processor

Register (5R). erating mode for the interval timers (T1, T2), and the Shift control pins. The Auxiliary Control Register selects the opmarily to select the operating mode for the four peripheral the Auxiliary Control Register (ACR). The PCR is used pritwo registers, the Peripheral Control Register (PCR), and within the MCS6522 is accomplished primarily through Control of the various functions and operating modes Function Control

£ egister is organized as shown in Figure 3. Peripheral Control Register (PCR). The Peripheral Con-

Figure 3. PCR Organization

Control				Control				
CA1	lottrol	Cor	CVS	CBJ	loni	Con	CBS	notion:
0	L	7	ε	Þ	S	9	۷	# 118

tional branch instructions to detect an active interrupt. shifting this register either right or left and then using condireading the flag register into the processor accumulator,

rupt the processor. be 'wire-ORed' with other devices in the system to interwill go low. IRQ is an "open-collector" output which can enable bit is set to a 1, the Interrupt Request Output (IRQ) interrupting condition, and the corresponding interrupt interrupt flag. If an interrupt flag is set to a logic 1 by an enable interrupting the processor from the corresponding bit. This bit can be set or deared by the processor to Associated with each interrupt flag is an interrupt enable

within a system to locate the source of an interrupt. chip. This allows convenient polling of several devices be read as a logic 1 when an interrupt exists within the register (see Table 8). In addition, Bit 7 of this register will In the MCS6522, all the interrupt flags are contained in one

Table 8. Interrupt Flags

CYS	C¥J	SR	CBS	CBJ	21		Set√ clear control	Interrupt Enable Register
C∀S	C¥J	X S	CB2	raɔ	ΣΤ	ΙŢ	IKĆ	Interrupt Flag Register
0	L	7	ε	\$	S	9	۷	

AND, + = logical OR. IFR2 \times IER2 + IFR1 \times IER1 + IFR0 \times IER0, where $\times = \log i c s I$ 1EB9 X 1EB9 + 1EB3 X 1EB3 + 1EB4 X 1EB4 + 1EB3 X 1EB3 + output. This bit corresponds to the logic function: IRQ = placed on the data bus. Bit 7 indicates the status of the IRQ are applied to the chip, the contents of this register are register. When the proper chip select and register signals Interrupt Hag Register (IFR). The IFR is a read/bit-clear

.e shown in Table 9. Bits six through zero are latches which are set and cleared

active interrupts. clearing all the flags in the register or by disabling all the cleared by writing a logic 1 into it. It can only be cleared by IFR Bit 7 is not a flag. Therefore, this bit is not directly

through 0, the corresponding bit is unaffected. bit in the Interrupt Enable Register. For each zero in bits 6 is a 0, each 1 in Bits 6 through 0 clears the corresponding placed on the system data bus during this write operation writing to address 1110 (IER address). If Bit 7 of the data rupts without affecting others. This is accomplished by bits in this register to facilitate controlling individual inter-Register. The system processor can set or clear selected IFR, there is a corresponding bit in the Interrupt Enable Interrupt Enable Register (IER). For each interrupt flag in

zelection	Mode	CA2 Operating	Of olds.T
-----------	------	---------------	-----------

Mode	1304	PCR2	PCR3
Input mode. Set CA2 interrupt flag (IFRO) on a negative transition of the input signal. Clear IFRO on a read or write of the Peripheral A Output Register.	0	0	0
Independent interrupt input mode. Set IFRO on a negative tran- sition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.		0	0
Input mode. Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear the IFR0 with a read or write of the Periph- eral A Output Register.	0	A L	0
Independent Interrupt Input mode. Set IFRO on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag.	L	n L	0
Handshake output mode. Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1.	0	0	L)
Pulse Output mode. CA2 goes low for one cycle following a read or write of the Peripheral A Output Register.	l	0	L
Manual output mode. The CA2 output is held low in this mode.	0	ι	L
Manual output mode. The CA2 output is held high in this mode.	ı	ı	L

Each of these functions is discussed in detail below.

1. CA1 Control

is a logic 1, the flag will be set by a positive transition. transition (high to low) of the signal on the CA1 pin. if PCR0 logic 0, the CA1 interrupt flag will be set by a negative signal applied to the CA1 interrupt input pin. If this bit is a Bit 0 of the PCR selects the active transition of the input

2. CA2 Control

tive active transition as described above for CA1. input modes can operate with either a positive or a negaavailable for resetting the interrupt flag. Each of these two operates in two modes, differing primarily in the methods input or as a peripheral control output. As an input, CA2 The CA2 pin can be programmed to act as an interrupt

ating modes are selected as shown in Table 10. for the serial operations described above. The CA2 oper-"write" handshaking in a system which uses CB1 and CB2 soded flexibility allows the processor to perform a normal performed on the CA2 and CB2 pins of the MCS6520. This In the output mode, the CA2 pin combines the operations

place on the peripheral I/O ports. interrupts which are independent of any operations taking ate IFR bit. This mode allows the processor to handle flag must be cleared by writing a logic 1 into the appropri-ORA register has no effect on the CA2 interrupt flag. This In the independent input mode, writing or reading the

3, CB1 Control

will still respond to the selected transition of the signal on register clock signals. In this mode the CB1 interrupt flag enabled, CB1 will act as an input or output for the shift above for CA1. If the Shift Register function has been operates in exactly the same manner as that described Control of the active transition of the CB1 input signal

Each of these functions is described in detail below.

1. PA Latch Enable

output modes. input latching can be used with any of the CA2 input or can change without affecting the data in the latches. This CA1 interrupt flag is set, the data on the peripheral pins latches being transferred into the processor. As long as the interrupt flag is set. Reading the PA port will result in these input pins will be latched within the chip when the CAT PB ports. In this mode, the data present on the peripheral A The MCS6522 provides input latching on both the PS and

combined with output pins on the peripheral ports. ning on the part of the system designer if input latching is the ORA. Proper system operation requires careful planlatches. This may or may not reflect the data currently in in the latches). For output pins, the processor still reads the always reads the data on the peripheral pins (as reflected It is important to note that on the PA port, the processor

latches will directly reflect the data on the pins. Control Register to a logic 1. As long as this bit is a 0, the Input latching is enabled by setting Bit 0 in the Auxiliary

2. PB Latch Enable

processor always reads the input latches. act as an input or an output. As with the PA port, the (ORB), depending on whether the pin is programmed to voltage on the pin or the contents of the Output Register the Peripheral B port, the input latch will store either the manner as that described for the PS port. However, with Input latching on the PB port is controlled in the same

The Shift Register operating mode is selected as shown in 3. Shift Register (SR) Control

Table 12. SR Operating Mode Selection

Mode	VECR2	EXDA	₽XDV
Shift Register Disabled.	0	0	0
Shift in Under Control of Timer 2.	L	0	0
Shift in Under Control of System Clock.	0	L	0
Shift in Under Control of External Clock Pulses.	L	ı	0
Free-running Output at Rate Determined by Timer 2.	0	0	L
Shift Out Under Control of Timer 2.	ι	0	L
Shift Out Under Control of the System Clock.	0	l	L
Shift Out Under Control of External Clock Pulses.	L	L	L

CA2, and are selected as shown in Table 11. modes are very similar to those described previously for function of the three high-order bits of the PCR. The CB2 With the serial port disabled, operation of the CB2 pin is a 4. CB2 Control

Table 11. CB2 Operating Mode Selection

ShoM	PCRS	PCR6	PCR7
Interrupt Input mode. Set CB2 in- terrupt flag (IFR3) on a negative transition of the CB2 input signal. Clear IFR3 on a read or write of the Peripheral B Output Register.	0	0	0
Independent interrupt input mode. Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the CA2 interrupt flag.	Ŀ	0	0
Input mode. Set CB2 interrupt flag on a positive transition of the CB2 input signal. Clear the CB2 inter- rupt flag on a read or write of QRB.	0	L	0
Independent input mode. Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 inter-Upt flag.	L	L	0
Handshake output mode. Set CB2 low on a write ORB operation. Reset CB2 high with an active transition of the CB1 input signal.	0	0	L_
Pulse output mode. Set CB2 low for one cycle following a write ORB operation.	L	0	L
Manual output mode. The CB2 output is held low in this mode.	0	L	L
Manual output mode. The CB2 output is held high in this mode.	L	ι	L

shown in Figure 4. here as a convenient reference. ARC organization is viously. However, a summary of this register is presented in the Auxiliary Control Register have been discussed pre-Auxiliary Control Register (ACR). Many of the functions

Figure 4. ACR Organization

PA Latch Enable	Latch	l lo	Regi ontro	JIIYS		r lott	T Con	notion
0	L	7	3	7	S	9	4	# 1/8

Table 13. Ti Mode Selection

100		
Free-running Mode. Output to PB7 Enabled.	ιŅ	L
One-shot Mode- Output to PB7 Enabled.	0	L
Free-running Mode- Output to PB7 Disabled.	e L	0
One-shot Mode- Output to PB7 Disabled.	0	0
Woods to all spow	9XDV	V

CYLLION

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

4. 12 Control

If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.


5. T1 Control Timer 1 operates in the one-shot or free-running mode with the PB7 output control enabled or disabled. These modes are selected as shown in Table 13.


ABSOLUTE MAXIMUM RATINGS


₩U	Value	lodmy2	Parameter
γqc	0.7+ 0) 8.0-	οοV	Supply Voltage
γqc	0.7+ 03 £.0-	μV	Phont Voltage
Э.	07+ 010	ΑT	Operating Temperature Range
4=		U.	Storage Temperature
J.	051+ 01 55-	g _{R2} T	Range

DC CHARACTERISTICS $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0$, $T_A = 0$ to +70 °C (unless otherwise noted)

Pd	Power Dissipation			1000	WM:	E4.
Cour	Ouput Capacitance			Οl	4d	1 = 25 °C, f = 1 Mhz
_	9			50	ЪĘ	CB1, CB2 ♣ 2 input
" ")	Input Cspscitsnce	12	:	0.7 0f	ig PF	D0 - D2, PEO, PS1, PS2, PS3, CS1, CS2 R/W, RES, PEO, PS1, PS2, RS3, CS1, CS2
[₩] ºl	Output Leakage Current (off state)	3±4	1.0	OĻ	υγγι	<u>мо</u>
10	Output Low Current (grihhis)	91		1	mAdc	V _{OL} = 0.4 Vdc.
ној	Output High Current (sourcing)	0.6-	000r – 0.č –	J.O.	obAu DbAm	$\Lambda^{OH} = 1.2 \Lambda' \text{ bBO} - \text{bBL' CB1' CB5}$ $\Lambda^{OH} = 5.4 \Lambda$
Νον	Output Low Voltage	-3:		† '0+	ÞΛ	DbAm 6.f ≈ beof nim = DDV
ηсн	Output High Voltage	5.4	~		⊃PΛ	V _{CC} = min, I _{load} = -100 µAdc PAO - PA7, CA2, PB0 - PB7, CB1, CB2
4	Input Low Current	2259	0.1-	9.1-	⊃pYm	VE = 0.4 Vdc PA7, CA2, P80 - P87, CB1, CB2
Н	Input High Current	-100	- JSO -	75:3	pγγη	byo - byy, Cy2, P80 - P87, C81, CB2 VH = 2.4 V
1214	Off-State Input Current	92	0.2±	0r±	pγη.	$V_{\text{IN}} = .4 \text{ to } 2.4 \text{ V}$ $\nabla V_{\text{CC}} = A \text{Max, DO to } 70 \text{ or } 70 or $
N	Input Leakage Current	6-	0,1±	∓3.5	op∀n/	$K^{\mu} = 0$ fo 2 Aqc CV1' Φ 7
"∧	Input Low Voltage (normal operation)	£.Q—		Þ .0+	οþΛ	
нγ	Input High Voltage (noistage lamon)	+5 4	Œ w	οοV	ρΛ	8 800 V eV
lodiny	Parameter	niiM	dλ1	XeM	niπU	Test Conditions









AC CHARACTERISTICS TA = 0° C to $+17^{\circ}$ C, $V_{CC} = 5V \pm 5\%$ (unless otherwise specified)

Jrit	XEM	qyT	niM	refer	lodmy
Su			08r	READ CYCLE (Figure 22, loading 130 pF and one TTL load) Delay Time, Address Valid to Clock Positive Transition	TACR
Sn	56 E			Delay Time, Clock Positive Transition to Data Valid on Bus	Tcor
Su			300	Peripheral Data Setup Time	Teck
Su	50		Of	Data Bus Hold Time	янТ
ςu	52			Rise and Fall Time For Clock Input	T _{RC}
ă.	52	-	74.0	Enable Pulse Width	υT
Su :	#		- 08r	Delay Time, Address Valid to Clock Positive Transition	TACW
Su			300	Delay Time, Data Valid to Clock Negative Transition	TDCW
Şu	_		08r	Delay Time, Read/Write Megative Transition to Gock Positive Transition	Wow
Şu			01	Data Bus Hold Time	WHI
St	0.r			Delay Time, Enable Megative Transition to Peripheral Data Valid	Law
Su	0.2			Delay Time, Clock Megative Transition to Peripheral Data Valid CMOS ($V_{\rm CC}$ = 30%)	TCMOS

eripheral Interface Characteristics

JinU	XSM	qyJ	niM	Parameter	Symbol
24	0.1	**		Rise and Fall Time For CA1, CB1, CA2 and CB2 Input Signals.	18T
Sil	0.1			Delay Time, Clock Negative Transition to CA2 Negative Transition (Read Handshake or Pulse Mode).	TcAz
Stl	0.1		9	Delay Time, Clock Negative Transition to CA2 Positive Transition (Pulse Mode).	rsaT
Sit	2.0	111		Delay Time, CA1 Active Transition to CA2 Positive Transition (Handshake Mode).	Tesz
St	٥٠١			Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (Write Handshake).	aнwT
Sit	1.5		0	Delay Time, Peripheral Data Valid to CB2 Negative Transition.	Tpc
Sil	0.1			Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (Pulse Mode).	T _{RS3}
Stl	2.0			Delay Time, CB1 Active Transition to CA2 or CB2 Positive Transition (Handshake Mode).	₽28 ^T
Şu			300	Delay Time, Peripheral Data Valid to CA1 or CB1 Active Transition (Input Latching).	'nı
çu	300			Delay Time, CB1 Megative Transition to CB2 Data Valid (Internal SR Clock, Shift Out).	TSR1
Şu	300			Delay Time, Megative Transition of CB1 Input Clock to CB2 Data Valid (External Clock, Shift Out).	saeT
ςu	300			Delay Time, CB2 Data Valid to Positive Transition of CB3 Clock (Shift In, Internal or External Clock).	เหะТ
511			7	Pulse Width – PB6 Input Pulse	WqlT
Sit			7	Pulse Width – CB1 Input Clock	Tıcw
St			7	Pulse Spacing PB6 Input Pulse	Sdt
Srt			7	Pulse Spacing - CB1 Input Pulse	524







Using the ADALAB A/D Converter with Curve Fitter, VIDICHART' and Other BASIC Programs

The machine language subroutine listed on the next page allows you to use the ADALAB(tm) A/D converter from a BASIC program. To use this program, enter the ROM Monitor (type CALL -151 in BASIC) and type 320: AD 03 60..etc., copying the hexadecimal numbers from the bottom of the column listing, with space between each number. Then, return to BASIC (press RESET) and type BSAVE ADOBJ, A\$320, L\$50. Your BASIC program must begin with LOMEM: 24576: D\$=0 to ensure that the value of D\$ is stored at the right place. To read the A/D value, set D\$ to the slot number of your ADALAB card and CALL 800. On return, D\$ contains the current A/D value, sampled after the appropriate time delay. The most negative voltage reading is -4095 and the most positive voltage is 4095. Over-range is indicated by -8192 or 8192.

To modify Curve Fitter so that the Control Y command reads the ADALAB A/D converter, type LOAD CURFITAD to save this new version.

SƏJQ D#=2FOL: CYFF YD: NO=D#: KELDKN
SƏQQ IE YD=0 THEW SLOT=2: AD=800: PRINT: PRINT CD\$"BLOAD ADOBJ, A"AD
10 HIMEM:38399: LOMEM:24576: D#=0: DIM IN\$(50), D(1000), DD(5,2): MX=1000

To modify VIDICHART(tm) so that the ADC command will access the ADALAB A/D converter, type LOAD VIDICHART and then type the following changes exactly. Then, type SAVE VIDICHARTAD to save this new version. When using the ADC command, the slot number of Your ADALAB card must be typed for the channel number (#CHAN). The change in line 948 causes VIDICHART to return to the primary menu when you type Control X during a secondary menu entry. The change in line 948 causes VIDICHART to return to the primary menu when you type Control X during a secondary menu entry.

INDEX IF OP CLOR OP COTO 72 GOTO 932 948 IF NC1 OR NC1-NØ+1 THEN PRINT CHR\$(7); GOTO 932 CHR\$(4)

1010 IF AD=0 THEN AD=800: PRINT CD\$"BLOAD ADOBJ,A"AD
1015 FOR I=0 TO NS: D\$=OP: CALL AD: D\$(I,B0)=D\$: U=USR(N):
FOR J=0 TO DLY: NEXT: U=USR(H): TEXT: RETURN

```
0298- 05 90 53 1L 8D 05 90 90
                                                                                                                                                   DPER 6002
                                                                                                         ST9
                                                                                                                                                 9249 99
                                                                                0410 STA DPER
0410 STA DPER
0420 PLUS LDA #$1F
                                                                                                                                                                                        4920
                                                                                                                                                                                         3920
                                                                                                                                                                     800260
                                                                                                                                                                   561E .
                                                                                                                                                                                         4920
                                                                                                                                                                     PD0260
                                                                                                                                                                                         2920
                                                                                                            818 08E0
                                                                                                                                                                      09
                                                                                                                                                                                         9920
                                                                                                                                                0240
0220
0220
                                                                                                     STA DPER
                                                                                                                                                                     8D0260
                                                                                                                                                                                         2920
                                                                                     LDA DPER
EOR #$FF
ORA #$EØ
                                                                                                                                                                    0360
                                                                                                                                                                                         1920
                                                                                                                                                                         49FF
                                                                                                                                                                                         022E
                                                                                                                                                                     022C | UD05e0
                                                                                                                                    0220
0250
                                                                                             STA DPER+01
                                                                                                                                                                     800260
                                                                                                                                                                                        6920
                                                                                                                                                                  49FF
                                                                                            EOK #≉FF
                                                                                                                                                                                         2920
                                                                                           LDA DPER+01
                                                                                                                                    SONIW 0120
                                                                                                                                                                     UD0260
                                                                                                                                                                                         †920
                                                                                                                                                                  D012
                                                                                                BME PLUS
AND #$20
                                                                                                                                                                                         ZS20
                   0225 DW13 0250 WHD #$20
024D 8D0260 0280 814 DEEK
024F 4D50CS 0550 4DK2 FD4 848E1+S0
024C 8D0260 0560 814 DEEK+01
                                                                                                                                                     0200
                                                      LDA BASE1+10
                                  BEC MAIT
                                                                                                                                                                  0740
                                                                                                                                                      0220
TIAM
                                                                                                                                      READ
                                                                                                                                                     0225 8D0CCS 0500
                                                                                                                                      PDRI
                                                                                                                                                     0610
                                                                                                                                                                      4864 2220
                                                                                                                                                     8D2E02 0180
                                                                                                                                                                                         0223
                                                                                                                                                  025E 8D2C02 0150
STA ADR3+02 1010 IF AD = 0 THEN AD = 800: PRINT
STA ADR3+02 CD$"BLOAD ADOBJ, A"AD
STA ADR3+02 1015 FOR I = 0 TO NS:DX = OP: CALL
                                                                                                                                                  8D4C02 0160
                                                                                                                                                                                         025C
                                                                                                  804602 0150 STA ADR2+02
802303 0140 STA ADR2+02
69C0 0120 ADC #$C0
                                                                                                                                                                                         6220
                                                                                                                                                                                         9220
                                                                                                                                                                                         9224
                                                                                                                                                                                         0252
          25 0T08 5 < 90 80 1 > 90 91 8001
                                                                        0100 08G 0250
                                                                                               PD0200 0110 PDCONN FDW DEEK+01
                                                                                                                                                                                         0250
        N2K ( - 2011): BOKE XC'0:H =
                                                                                              086 0320
084 0320
       1000 GOSAB 80:0 = NSB (B0 + 1) +
                                                                                                     0050 BUSET EUN C'SOO
                                                                 0010 DEER EGN 6002 37181 1000-
                                                                                                 TADALAB AND ROUTINE
                                                                                                                                                      6004
                                                                                                 . TITLE ADOBJ
                                                                                                                                                      8000
                                                                                                                the self-control of the se
```

THE PART OF THE PARTY BANK THE TARK



Interactive Microware, Inc. P.O. Box 771 State College, Pa 16801 (814) 238-8294

MODIFICATIONS OF QUICKI/O TO AVOID INTERFERENCE

During initialization of QUICKI/O, the program addresses an ADALAB card resides there. Unfortunately, when a Z-80 softcard is used, this turns on the Z-80 processor and leaves you in limbo. To avoid this problem, BLOAD QUICKI/O, A\$8DØD and then CALL-151 to enter the monitor. At location \$8D/D, you will enter the number of ADALAB cards you have in your system and at \$8D/E and thereafter, you will enter the numbers of the slots they occupy, plus \$CO. For example, if you have two ADALAB cards in slots I and 4, type the following:

8D/D: Ø7 CT Ct

the search routine:
Also, you should enter the following patch, which eliminates

834D: A9 4C 85 EB 4C El 93

Now, save this modified version of QUICKI/O by typing:

BSWAE GNICKI\O'Y\$8D@W'F\$8EW

Use this version whenever you are using ADALAB together with a Z-8Ø softcard. If you move ADALAB to a different slot, remember to change QUICKI/O as described above.

524 St. 18 M. 12 K. 24 Sept. 15 A. 5 18 19 19